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Abstract
This paper studies the problem of transistor sizing of
CMOS circuits optimized for energy-delay efficiency, i.e.,
for optimal  where  is the energy consumption and
 is the delay of the circuit, while  is a fixed positive op-
timization index that reflects the chosen trade-off between
energy and delay.
We propose a set of analytical formulas that closely ap-
proximate the optimal transistor sizes. We then study an
efficient iteration procedure that can further improve the
original analytical solution. Based on these results, we
introduce a novel transistor sizing algorithm for energy-
delay efficiency.
1. Introduction
The rapidly increasing complexity of VLSI systems
has made it necessary to pay ever more attention to de-
sign issues that affect energy consumption. One of the
original motivations for CMOS technology was its low en-
ergy consumption, and today, there are still no alternatives
that approach it in energy efficiency. Nevertheless, energy
consumption is more and more often the factor that limits
the performance of contemporary CMOS systems.
In order to compare designs that run at different speeds
and consume different amounts of energy, we have to
combine the energy,  , and the delay,  , into a single met-
ric  . The authors have previously proposed 
	
as an energy-delay–efficiency metric for VLSI computa-
tion [1, 2, 17]. The main reason for choosing this met-
ric over others is that  is to first order constant when we
vary the supply voltage of a CMOS system: the delay falls
roughly linearly with supply voltage, and the energy con-
sumption increases roughly quadratically; therefore, 
stays roughly constant. Hence, the  metric allows the de-
signer to factor “runtime” voltage scaling out of consider-
ation. The authors have argued that, owing to its voltage
independence, the  metric is superior to other efficiency
metrics found in the literature, such as  or  [3].
In practice, we can achieve any desired target speed or
target energy consumption by adjusting the supply volt-
age. If we desire to change to a particular delay target  ,
we adjust the voltage to meet it, and a circuit optimized
for  would have the best  for that  . Likewise, we may
choose an energy target  and get the best  instead.
The   metric is a special case of a wider class of
energy metrics, which includes  and  , among others.
The authors have shown that a metric of the more general
form  for  characterizes any feasible trade-off,
not only the trade-off through voltage scaling, between the
energy and the delay of a computation [4]. For example,
any problem of minimizing the energy of a circuit for a
given target delay can be restated as minimizing  for
a certain  . We call  the energy-delay efficiency index.
In this paper, we study the problem of transistor siz-
ing for energy-delay efficient circuits. Given a transistor
netlist where each transistor  has width  and length  ,
transistor sizing finds the values of  and  that optimize
the target function—in our case  . While it is true that
most layout systems demand that transistor sizes be quan-
tized to some grid, we ignore this constraint.
Also, we can remove the   s from consideration since
there is usually no reason to set the lengths of transis-
tors in a digital circuit to anything other than the mini-
mum allowed by the fabrication technology: increasing
the length increases both the resistance and the capaci-
tance and hence worsens both the energy and delay.
The sized transistors of a circuit are connected to each
other through wires. The capacitance of these wires leads
to additional energy and delay. (We ignore wire resis-
tance in this paper.) For delay-only optimization, which
can be phrased as the minimization of the metric  for
very large  , the wire capacitance can be overcome by in-
creasing transistor sizes where appropriate. Conversely,
for energy-only optimization, when 	 , the transistor
widths can be chosen to be minimum size, independently
of the wire capacitance. In contrast to these special cases,
for  small but nonzero, wire capacitance cannot be ig-
nored or overcome in a straightforward way, and the opti-
mal transistor sizes depend strongly on this capacitance.
In this paper, we propose an analytic formula for tran-
sistor sizing. If the approximate solution is acceptable for
the given application, the formula can be used as is (no
numerical optimization is then needed); however, if more
accuracy is required, the formula can be used to provide
a good starting point for numerical optimization. Later in
the paper, we propose an efficient iteration procedure that
can further improve the accuracy of the original analyti-
cal solution. Based on these results, we introduce a novel
transistor-sizing algorithm for energy-delay efficient cir-
cuits.
The proofs of properties and theorems have been omit-
ted owing to space limitations. They can be found in the
first author’s Ph.D. dissertation [16].
2. Previous Work
Classical numerical methods, such as the conju-
gate gradient descent method, have been applied to the
transistor-sizing problem: there exist several transistor
sizing programs that minimize power consumption while
maintaining performance specifications [5, 6, 7]. More
recently, several specialized numerical techniques have
been proposed [8, 9, 10]. On the analytical side, Cong
and Koh have studied the related problem of simulta-
neous gate and wire optimization for optimal delay and
power [13]. Cong and Koh’s solution space and opti-
mization metric are different from what we shall see in
the present paper. A different analytic approach to the
transistor sizing problem, for the performance metric  ,
is given by Hu [11] and another by Horowitz, Indermaur,
and Gonzalez [12]. Both Hu and Horowitz et al. present
qualitative results; they only analyze basic inverter gates.
To the best of the authors’ knowledge, the present paper is
the first one that goes beyond such a qualitative approach,
both in terms of the generality of the optimization metric
and in terms of the generality of the considered circuits.
3. ffflfiffi -optimal circuits
Let  be the cycle time of the critical cycle of the circuit
whose transistor sizes we wish to optimize. We assume
that the circuit is designed so that all cycles are critical;
this is true in many well designed circuits, and it is true
for any optimally sized circuit in the absence of additional
constraints on transistor sizes (such as minimum-size con-
straints or slew-rate constraints). Let  be the energy con-
sumption of the critical cycle. Let us further assume that
 is a constant proportion of the total energy consump-
tion; in this case, optimizing the energy  of the critical
cycle optimizes the total energy of the circuit, and vice-
versa.
Using the  -model [14, 15], we can write the energy as
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where 

 and  02 are the nFET and pFET (nMOS and
pMOS transistor) widths of logic gate  ; ;

I8
;
0JLKM are
the numbers of nFETs and pFETs in series in logic gate
 ; 43:> % K
 represents the wire parasitics at the output of
logic gate  ;
< :>
%
K is the fanout of logic gate  ; D is the
ratio of electron mobility to hole mobility; N is the length
of the cycle, and POQSR)R NUTBV with all indices modulo N .
In writing Equations 1 and 2 we have made several simpli-
fying assumptions. We ignored the energy consumption
due to short-circuit and leakage currents. Furthermore, we
have constrained all devices in a series transistor network
to have the same width. Finally, we have ignored the wire
RC and time-of-flight delays.
4. Properties of transistor sizes in
ff5fi ffi -optimal circuits
Property 1 If  are the values that minimize  for a
given set of wire parasitics 4  and gate topologies ;  , then
W

 ,
W
K! are the values that minimize  for the set
of wire parasitics W 4  and gate topologies ;  .
Property 2 If   are the values that minimize  for a
given set of wire parasitics 4  and gate topologies ;  , then
 also minimize  for the set of wire parasitics 43 and
gate topologies W
;
 .
If we ignore special constraints on transistor sizes, such
as minimum-size and minimum–slew-rate constraints,
and if we further assume that every transition on every
circuit node matters to the circuit’s overall speed (this
last assumption is especially relevant in asynchronous cir-
cuits), then we can show that, when a system is optimized
for  , the widths of the nFETs and pFETs of each gate
 are related as follows [16]:
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Equation 3 is a local relationship; it does not depend on ei-
ther  ,  or  . Equation 3 allows us to eliminate either the
nFETs or the pFETs from the transistor-sizing problem.
In particular, with the notation
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by eliminating the pFET sizes from Equations 1 and 2, we
get
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We shall use these simpler formulas in the expressions for
 .
5. Preliminaries for ffflfiffi -optimal transistor
sizing
We formalize the sizing problem of a transistor netlist
for minimal   as the minimization, over the   s, of  
where  and  are given by Equations 6 and 7.
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Note that Equation 8 holds not only for a ring, but also
for a chain of gates, as long as the widths and parasitics for
the input of the chain are equal to the widths and parasitics
for the output of the chain (since in this case the  and 
for a chain have the same form as the ones for a ring).
This is an important observation, as it makes our results
for transistor sizing applicable both to latency and cycle-
time minimization.
 is a posynomial function of the transistor widths.
A posynomial in variables   is a function of the form
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q . A posyno-
mial problem is the minimization of one posynomial while
simultaneously satisfying a set of upper-bound constraints
on other posynomials. With the substitution   	Xrts l , any
posynomial can be transformed into a convex function;
therefore the unique optimum of  is achieved when
u
`v[wyx+z|{
wd}
l
	
 .
This implies that the optimum is achieved when
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where

	t is the power consumption of the chosen
cycle. If
u
v.4

	 (no wire parasitics) and  is very
large (delay-only optimization), Equation 9 reduces to
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which is the known condition of equal stage delays for
delay-only transistor sizing [14]. If we were able to solve
Equation 9 analytically for any 43 s and
;
 s, we could
compute the optimal  s directly and our transistor-sizing
problem would be solved. Unfortunately, this is not the
case. We can compute an exact analytical solution of
Equation 9 only for a restricted class of 4  s and
;
 s [16].
In particular, we can show that if
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, i.e., the case
of homogeneous circuits, and
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Equation 10 states that the transistor widths  of a homo-
geneous circuit with equal wire parasitics 4 , optimized for
 , are all equal to @4 , independently of
; [17, 18].
6. ff5fiffi -optimal transistor sizes
So far we have explored some general properties of
transistor sizes for circuits optimized for  . Based on
these properties, we now develop a simple analytical for-
mula that approximates the transistor sizes of an  -
optimal circuit.
We start by finding an approximate formula for the
transistor sizes  that optimize  , in Equation 8, when
u
Pv
;
]	
;
. We then extend this formula to the case when
the
;
 s are no longer equal to each other.
6.1. Homogeneous Circuits
For the case when
u
Pv
;
 	
;
, we propose an approxi-
mate solution of the   s, of the following form:
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and W % and W

are constants to be determined later. First,
let us motivate Equation 11. Based on Property 2, we
know that finding the  s when
u
v
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	
;
is equiva-
lent to finding the  s when
u
iv
;
P	V . In other words,
the value of the   s is independent of the
;
 s, when all
;
 s
are equal. Conversely, based on Property 1, we know that
the   s scale linearly with the 4  s. This suggests that the

 s should not have terms that are independent of the 4  s.
Based on our experience of sizing, we know that—while
the transistor sizes of gate  depend mostly on 43:> % —the
effect of a particular 43 gets distributed to some degree to
all other gates. As a consequence, we would like Equa-
tion 11 to depend linearly on both 4\)> % and some average
of all other 4\ s and one such choice is W % 43:> % - W

4 Avg.
We use the arithmetic mean for 4 Avg since the 4\ s cor-
respond physically to wire capacitances that are manipu-
lated additively both in terms of delay and energy. With
these clarifications in mind, we state the following:
Theorem 1 For a neighborhood `0Q	q 4T.8f4- of
4flKX , QK , the values of W % and W

that minimize 
given the  s of the form defined by Equation 11, where
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If the problem is large, i.e., N9 ,
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What is particularly surprising about Equation 11 is that
the strength of a given gate depends far more strongly ( ¡+¢
for  optimization) on the average parasitic load ( W

	
¡kF£ ) than it does on the load on that particular gate ( W % 	
VtF£ ). Furthermore, ¤:¥)¦
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[	
 for 5	
 regardless of the 4\ s. In other words, for
energy-only optimization, Equation 11 yields minimum-
size transistors, as one might expect.
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Theorem 1 yields the optimal values of W % and W

in a
close neighborhood of 4 , or equivalently when the 4  s are
close to each other. We want to check now if the form of
the   s given by Equation 11 and Theorem 1 yields a prac-
tical approximation of the   s when
u
v
;

	
;
but the
4
 s are no longer close to each other. We use a numerical
optimizer to compute the error between the optimal and
the predicted  for a given  , N and a set of 43 s. We
varied NËO @82Vyk= , !O)V8dVdF and used three differ-
ent distributions (uniform, uniform-squared, and uniform-
cubed) for 4\$OÌ)V82VyF . The observed errors are practi-
cally independent of the problem size N and the distribu-
tion chosen for the 43 s; the errors only depend on  . Fig-
ure 1 shows the relative error in  ,  and   for NÍ	£SV ,
O)V8dVd= ,
;

	aV and 4  O)V8dVdk= chosen randomly
through a uniform-squared distribution. The average error
in  is between 4.1% and 5.5%, the average error in  is
between -3.0% and -0.3%, and the average error in  is
between 1.0% and 1.7%.
6.2. Non-homogeneous Circuits (first form)
The formula resulting from Theorem 1 yields excellent
results when all
;
 s are equal. We would like to extend
it to incorporate the case when the
;
 s are no longer all
equal. To do this, we assume that the cumulative effect
of the 4  s and the
;
 s on the   s can be viewed as the
product between the individual effect of the 4  s (wire ca-
pacitances) on the   s and the individual effect of the ;  s
(gate topologies) on the  s. Hence, we propose an ap-
proximate solution of the  s of the following form:
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where W % and W

are given by Theorem 1, while functions
Îy will be determined later. When all gates are identical,
i.e.,
u
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, we know from Equation 10 that the  s
are independent of the
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 s. For this reason, we choose
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Based on our experience on delay-only transistor siz-
ing, we know that—while the transistor sizes of gate 
depend strongly on
;
 —the effect of a particular
;
 gets
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distributed to some degree to all other gates. As a con-
sequence, we would like Îd to depend on both
;
 and
some average of all other
;
 s. We use the geometric
mean
;
&ZŁ5	
n Ô Õ
;
 as an average of the
;
 s, since it
has physical meaning—it is proportional to the theoretical
minimal delay of the cycle. In this context, we introduce
the following
Theorem 2 For a neighborhood `0Q	q 4T.8f4- of
4BK! , ÖK  , and a neighborhood ©×»	Ø
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, Ú % and Ú

that minimize
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Theorem 2 yields the optimal values of W % , W

, Ú % and
Ú

when the 43 s are in a close neighborhood of 4 , and the
;
 s are in a close neighborhood of
;
. We would like to
verify now how good these values are in minimizing 
when the 43 s and the
;
 s are no longer close to each other.
We use again a numerical optimizer to compute the error
between the optimal and the estimated   for a given
 , N and a set of 43 s and
;
 s. We vary NÛOÜ @8dVdk= ,
ÝOÙ¹Vk82Vy= and use three different distributions (uniform,
uniform-squared, and uniform-cubed) for 4  OÞ¹Vk82Vy=
and
;

O¹Vk8I£SR £F (if we assume ;


OU¹Vk8Iß= and
;
02
O
)V8Â= , then with D 	à@Rá¡ we get
;

O ßR ßßS8ÂVR âk¡t or
equivalently, using Property 2,
;

O/)V8I£SR £F ). As for Equa-
tion 11, the observed errors are practically independent of
the problem size N and the distribution chosen for the 4  s
and the
;
 s; the errors only depend on  . Figure 2 shows
the relative error in  ,  and  for Nã	
£SV , äOB)V8dVd=
and 43OX)V8dVdF ,
;
iOX¹Vk8I£SR £F chosen randomly through
a uniform-squared distribution. The average error in  is
between 1.7% and 6.1%, the average error in  is between
-3.4% and 1.7%, while the average error in  is about
3.3% for 5	M , but increasing about linearly with  , ow-
ing to the error amplifying artifact of  (if `	 * , VF-å6
Þ


*
,
V©-B³å6 for small å ).
6.3. Non-homogeneous Circuits (second form)
The main intended use of Equation 13 in energy-delay
efficient design is to find approximate transistor sizes
when 

 , i.e., when voltage scaling is a design parame-
ter. As Figure 2 shows, the equation stated by Theorem 2,
i.e., a particular case of Equation 13, does this reasonably
well—i.e., within a few percent of the optimum. On the
other hand, one might want to use such a sizing formula
for large  as well—i.e., predominantly delay-only opti-
mization. Getting a close approximation of   when 
is large requires a very good delay estimate, since even a
small error å in  gets linearly amplified to ³å in  .
For this reason, we study the behavior of Equation 13 and
the delay estimate resulting from it, when Hæ .
For now, consider a simpler problem, namely finding
the transistor widths iç  that minimize  given by Equa-
tion 7. This is a special case of the  optimization prob-
lem for B . In [16] we have shown that the optimal
delay Cçæ	ØN
;
&ZŁ is reached for transistor widths that
have the property
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We would like the   s given by Equation 13 to have prop-
erty (14) for large  . More precisely,
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or equivalently, using W % and W

given by Theorem 2,
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Condition 16 guarantees that the delay estimate re-
sulting from Equation 13 is optimal for large  . An
obvious choice of the Îd s that fulfills (16) is u èv
Îy
,
;
*8
;
%
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6Q	Ú+
ç
 , where ÚØKé is a con-
stant scaling factor. The role of Ú is to normalize the  s
to the right energy level; its optimal value is stated by the
following
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Equations 6 and 7 yield
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where * is the theoretical minimal energy (i.e. total
switched wire parasitic) and Cç is the theoretical mini-
mal delay. In [16, 17] we have shown that for a wide class
of circuits
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Given the value of Ú from Theorem 3, we have that
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The formula resulting from Theorem 3 works ex-
tremely well in practice for small N , i.e., it keeps the error
in  very low for the entire range of  , including large
 . However, for N large the accuracy of the formula de-
teriorates somewhat due to the fact that  becomes con-
sistently overestimated, while the estimate in  stays very
accurate. This is a consequence of the choice of the Îd s,
where we have intentionally favored the accuracy of the
delay estimation. For large N s, the difference between
%
ù
m
and
î

becomes large enough so that the resulting Ú pulls
 noticeably away from the optimum
,
V1-/³6C
* .
Figure 3 shows the relative error in  ,  and  for
the approximation given by Theorem 3 for NÞ	Ìâ (an 18
transitions per cycle circuit), íOä¹Vk82Vy= and 4  Oä¹Vk82Vdk= ,
;
POB)V8Â£R £= chosen randomly through a uniform-squared
distribution. The average error in  is between 4.4% and
6.7%, the average error in  is between -0.2% and -2.8%,
and the average error in  is between 1.4% and 2.3%.
It is interesting to point out that for Ö	ÜVy , the average
error in  is about 1.2%, the average error in  is about
-0.003%, and the average error in  is about 0.5%.
For clarity, Theorems 1, 2, and 3 were formulated to
refer to the transistor sizing problem of a single-cycle sys-
tem. However, these theorems can be easily extended to
multi-cycle systems. We extend formula 11, and as a con-
sequence Theorem 1, to multi-cycle systems by redefin-
ing 43&ZŁ for each gate  to be the average parasitic of
all simple cycles gate  is part of. Theorem 2 extends to
multi-cycle systems by substituting N
;
&ZŁ with  ç (the
minimum achievable delay of the circuit). Given the defi-
nition of iç  s and 4 &ZŁ , Theorem 3 generalizes straight-
forwardly to multi-cycle systems, with the only remark
that N —in the expression of
î
% and
î

—represents the
total number of transistors in the considered circuit, not
just the ones on a given cycle.
Remembering the derivation of Section 4, the values of
the  s are per gate  ; but they can be transformed into
the effective nFET and pFET sizes directly, using Equa-
tions 3, 4 and 5.
7. An iterative approach to ffflfiffi -optimal
transistor sizing
With the help of Theorems 2 and 3, we can compute
approximate transistor sizes of an   -optimal circuit. As
we have seen, the approximate solution yields energy and
delay values within a few percent of the optimum. How-
ever, if the accuracy of such a solution is not acceptable
for the given application, one might wish to employ an it-
erative procedure to “fine tune” the initial transistor sizes.
Using Equation 9, we can compute  —for a fixed  —
as a function of the other  s. More precisely, if we call
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we can compute   as the positive solution to the cubic
equation
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(Equation 17 has a single positive root for íMV ; this can
be found using Cardan’s method.)
The iterative procedure starts with an initial solution
and then repetitively computes each  as the positive so-
lution of Equation 17 with coefficients computed from the
current value of all other  s. It is easy to see that such
a procedure converges to the  -optimal solution. First,
the recomputed value of  yields a better  than the
error in Et^2 (original sizing formula)
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pre-iteration value. This is because wyx+z|{
wy}
l
	é , i.e., the
new  is  -optimal when all other  s are fixed at their
current value. Secondly, the  optimization problem is
convex in the  s, hence a local minimum reached by the
iteration procedure is indeed the global minimum.
To fully appreciate the benefit of the proposed itera-
tion procedure when applied to the initial solution given
by Theorems 2 or 3, we exhaustively analyze a particular
case of Equation 8 with H	
 , NÍ	¡ , 43~O
kVk8Â8I£8
ñ
8Z¡
and
;
`O
V8Â8I£ . Figure 4 shows a histogram of the rel-
ative error in  between the optimal values (computed
with an optimization algorithm) and the estimated values
based on Theorem 3, and also between the optimal val-
ues and the values computed by one step of the iteration
procedure starting with the approximate solution given by
Theorem 3. One step of iteration assigns one new value to
each   . We observe that the already small maximal error
of the original sizing formula is reduced about ten-fold by
a single step of the iteration procedure. Of course, one can
repeat the same procedure and get an even smaller error.
However, this second step does not have the same impact
on reducing the error as the first step had. Given that the
transistor sizes of a real circuit are integer multiples of a
technology dependent constant, there is not much point in
trying to find the zero-error solution. That solution is un-
likely to be implementable in practice, since it will likely
have non-integer components.
We have done several experiments in which we tested
the dependence of the iteration procedure on the initial
starting point. We have found that the applicability of the
method strongly depends on the initial solution’s proxim-
ity to the optimal solution. Without a good initial solution
like the one given by Theorem 2 or 3, the method still
converges eventually to the optimum. However, the first
step of iteration yields a solution that has an error spread
two orders of magnitude greater than the solution result-
ing from the first step of the iteration executed on the good
initial solution.
8. An algorithm for ff5fiffi -optimal sizing
As we have seen, the transistor sizes  of a system
optimized for  depend strongly on the wire parasitics
4\ . Unfortunately, these parasitics are not known a priori,
since they are attributes of wires that connect transistors
whose dimensions have not yet been found.
A two-phase algorithm solves the problem of the un-
known parasitics. In the first phase, given the transistor
netlist, each wire is assigned an initial wiring cost. The
more is known about the structure of the transistor netlist
and about a future floorplan, the more accurate such an
assignment will be. Based on these initial wire parasitics,
we can then compute an initial estimate for the  s with
the formulas established by Theorems 2 and 3.
In the second phase, we wire up the pre-sized transis-
tors and extract the actual wire capacitances from the lay-
out. With these new parasitics, we recompute the transis-
tor widths   . Finally, we may fine-tune the solution by
iterating once as described in Section 7.
If the accuracy of the final solution should not be
deemed acceptable, we can add a pass through a classi-
cal numerical optimizer. Given the proximity of the cur-
rent solution to the optimum, such an optimization will
converge quickly. In this last phase, a more accurate tran-
sistor model (e.g., a BSIM model) can be employed, so as
to bridge the gap between the simplified transistor model
used in this paper and the actual transistor behavior.
9. Conclusions
We have proposed a set of analytical formulas that
closely approximate the optimal transistor sizes for cir-
cuits optimized for  . We have justified the validity of
these formulas both mathematically and experimentally.
We have proposed an iterative procedure that can further
improve the accuracy of the original analytical solution.
Experiments show that, when the procedure is applied on
the analytical solution, it converges much more quickly
then with an arbitrary starting point. Based on these re-
sults, we have introduced a novel transistor sizing algo-
rithm for energy-delay efficiency.
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